

FIG. 1A





FIG. 1B






FIG. 3A

Gated Diode Capacitance vs Gate-to-Source Voltage (V_{gs})
 Each curve represents a different gated diode gate size.
 threshold voltage = 0.2 V

BEST AVAILABLE COPY

150409030026204
 4/26




FIG. 3B




FIG. 4A






FIG. 4B






FIG. 6






FIG. 7


FIG. 10




Gated Diode Amplifier



Gated Diode Amplifier representative circuit



Gated Diode Amplifier representative circuit



11/26




FIG. 12A




FIG. 12B

$$R_c = C_{g_gd} / C_{g_rg}$$

$$\text{Gain} = V_{g_f} / V_{g_i}$$

$$\text{Gain} = 1 + R_c - (V_{t_gd} / V_{g_i}) R_c \sim 1 + R_c$$

$$\text{Gain} = (1 + V_s / V_{g_i}) R_c / (1 + R_c)$$

$$V_{g_i} = 0.4 \text{ V}, V_{t_gd} = 0$$

C_{g_gd} / C_{g_rg}	0.01	0.1	1	2	5	10	100	
$1 + R_c$	1.01	1.1	2	3	6	11	101	
$R_c / (1 + R_c)$	0.01	0.09	0.5	0.67	0.83	0.91	0.99	
$(1 + V_s / V_{g_i}) R_c / (1 + R_c)$	0.035	0.32	1.75	2.35	2.91	3.19	3.47	$V_s / V_{g_i} = 2.5$
$(1 + V_s / V_{g_i}) R_c / (1 + R_c)$	0.04	0.36	2.00	2.68	3.32	3.64	3.96	$V_s / V_{g_i} = 3$
Gain	1.01	1.1	2	2.68	3.32	3.64	3.96	$V_s / V_{g_i} = 3$
Charge Transfer	<---	complete	---	<---	constrained	---	---	

FIG. 12C




FIG. 12D

12/26
Y0R9200306D4U51




FIG. 13

1400

1320

1325

1340

1345

1330

1335

1410

1315

BL

WL

WLr

Q

Cg

Cg_gd

rs

rg

Vbl

Cbl

Qbl

Vcell

Gated Diode Single Port Memory Cell

FIG. 14

Gated Diode Dual Port Memory Cell Example

1300

1305

1320

1325

1330

1335

1340

1345

1350

1310

1315

WLw (-0.4-1V)

WLrs

rg

Q

Cg_gd

Cg_rg

WLR (0-1V)

BLw (0-0.4V)

BLr (0-0.4V)

Vbl

Cbl

Qbl

Vcell

gd - gated diode

rg - read gate

$V_{WLR} > V_{cell}(1) - V_{t_gd}$

Cell Voltage Gain (3x)

(0 - 0.4 V \Rightarrow 0.05 - 1.3 V)

FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 20




FIG. 21





FIG. 22

1/0R920030604051

FIG. 23



24/26
YOR920030604051

FIG. 24





FIG. 26



26/26
Y0R920030604V51